Abstract-This paper presents a novel RF IC varactor implemented in standard CMOS process. This device has shown a remarkable tuning range of 150%, sensitivity of 300%/V, and quality factor of 23 at 1 GHz. A physical model of the varactor is presented and confirmed with measured data. Using the model derived, optimization has shown that a Q as high as 200 can be achieved.
I. INTRODUCTION
High quality on-chip varactors are essential to monolithic integration of voltage-controlled oscillators in a Si-based RF ICs. Conventionally, on-chip varactors have been implemented with pn junctions under reverse bias or MOS capacitors in depletion-inversion regime. PN-junction varactors have been reported with quality factor (0) of less than 7 for capacitance of 1-10 pF at 0.9-2.4 GHz. Typical MOS capacitors can achieve higher Q (14/GHz/pF) with larger capacitance per area [l] . In this paper, we present a novel varactor based on an NMOS-like structure biased in accumulation-depletion regime. A physical model is presented and verified with measured data. Based on the derived model, device optimization is performed.
PHYSICAL MODELS
A cross-sectional view of the accumulation-mode varactor is shown in Fig. 1 . The structure is similar to an nchannel MOSFET with the exception of being fabricated in an n-well instead of the normal p-substrate. This choice was made to eliminate the parasitic pn-junction capacitances at source and drain that would otherwise limit the tuning range. An alternative structure using a p-channel MOSFET in a p-well/substrate has inferior quality due to lower carrier mobility. The basic operation of this device is similar to a standard MOS structure [2] . When the applied voltage (V,) is far above the flatband voltage (VFB), the silicon surface is accumulated with electrons provided by the n+ regions and the capacitance seen from the gate is simply the oxide capacitance. As V, is decreased towards VFB, the silicon surface is less accumulated and eventually becomes charge-free at flatband, beyond which the surface undergoes depletion. From deep accumulation to strong depletion, the capacitance varies from a maximum to a minimum value. The region of interest where capacitance changes involves both accumulation and depletion operations. The models under these operating conditions are shown in Fig. 2 .
In accumulation, the overall capacitance is mainly the series combination of the oxide capacitance CO, and semiconductor capacitance Csi. Loss is represented by a combination of gate resistance R, , accumulation-layer resistance R,,,, S/D resistance Rd, and well resistance R,. In depletion, the silicon surface consists of fixed donor charges only and lacks conducting majority carriers. The depletion 
EXPERIMENTAL RESULTS AND DISCUSSION
A varactor shown in Fig. 3 was fabricated in a standard 0.5-pm CMOS process with effective channel length of 1.95 pm. ,511 was measured using an HP8720B Network Analyzer and Cascade Microtech coplanar ground-signalground probes. R, and Cs are extracted and plotted in Fig. 4 and 5 , respectively. The measured C, exhibits a norma1 high-frequency C-V characteristic and remains relatively independent of frequency up to 3 GHz beyond which the parasitic series inductance L, causes C, to appear increasing with frequency. The effective series capacitance Cs,eff can be described by C,/(l -w2L,C,). According to this expression, C s , e~ deviates noticeably from C, at high frequencies under accumulation condition as observed in ~z.=~,,, N (no of gate fingers) = 1 4 Fig. 3 . Layout of the varactor tested The series resistance R, in accumulation increases as V, is swept from deep accumulation towards flatband. This is due to an increase in accumulation-layer resistance R,,, as majority carriers are extracted out through the n+ regions. Below flatband, surface dopants are depleted leaving behind fixed donor charges. In depletion, loss is dominated by the well resistance R,. R, decreases below flatband because the depletion capacitance Csi decreases, which reduces the effect of R,. The measured R, shows a slight frequency dependene which is unnoticeable in the model. This minor discrepancy can be attributed to the distributed nature of the well parasitic$, which is not adequately modeled by a single lumped RC element. Measured and modeled varactor Q are shown in Fig. 6 .
In general, the modeled and measured results show excellent agreement. In accumulation, R,,, dominates the loss behavior. In depletion, the loss mechanism is dependent on the distributed well parasitics. Q reaches a minimum value around the flatband voltage where Cs variation is large and R, is near maximum. This indicates a direct trade-off between Q and sensitivity, which can be specified as a constraint in device optimization.
Iv. DEVI'CE OPTIMIZATION
Based on the derived model, optimization can be performed to determine the design parameters for achieving maximum Q in a given area. The device parameters, effective width (W), effective length (L) and number of gate fingers (N) are as defined in Fig. 3 . The device is chosen to operate in accumulation mode where substrate noise cou- pled through the well has less effect. The optimization is conducted for a nominal capacitance of 1 pF with f 30%-tuning capability at 1 GHz. Fig. 7 shows the resulting optimal Q, W, L, and N as a function of maximum allowed area. As a larger area is allocated, Q can be increased to a maximum of 200, beyond which further area increase yields no improvement. This limit is achieved when L reaches a minimum governed by process technology. The result is consistent with the fact that Q in accumulation is largely determined by R,,, which is proportional to L and inversely proportional to W and N. This plot serves as a design tool for high-quality varactors. 
